## **Amendments to the Claims**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

- 1. (Canceled)
- 1 2. (Presently Amended) The memory error management method of Claim 4 <u>27</u>
  2 wherein said information is a plurality of bits in a memory controller buffer cell.
- 1 3. (Presently Amended) The memory error management method of Claim 4 <u>27</u>
  2 wherein said error checking and correction memory is a memory controller buffer
  3 of a disk array memory system.
- 4. (Presently Amended) The memory error management method of Claim 4 27
  wherein said error correction process is correcting the error in the information
  comprises using a single bit error correction code process that corrects a single
  bit error inline.
- 1 5. (Presently Amended) The memory error management method of Claim 1 4
  2 wherein the single bit error correction code process uses a hamming code and
  3 error syndrome is utilized to correct a bit in error.
  - 6-7. (Canceled)
- 8. (Presently Amended) The memory error management method of Claim 4 27
  wherein said memory cell error resolution process includes further comprising a
  memory controller fail over process operable when, after rereading information
  from the error checking and correction memory at the location, it is determined
  that the correctable error has not been corrected and in which an alternate

- 6 memory controller buffer takes over master responsibilities associated with an 7 overall memory input/output operation.
  - 9-10. (Canceled).
- 1 11. (Presently Amended) A memory controller of Claim 40 29 wherein said

  further comprising a controller processing core that directs the reader to a

  reread of the information from a physical memory medium when the error

  detector determines a non-correctable error exists and directs the writer to

  write the reread information is utilized in said rewrite to another location

  different from said location.
- 1 12. (Presently Amended) A memory controller of Claim 10 29 wherein said
  2 further comprising a controller processing core that fences off said location
  3 and rewrites said information to a different location within said memory
  4 controller buffer when the error detector determines a non-correctable error
  5 exists.
- 1 13. (Presently Amended) A memory controller of Claim 9 29 wherein an error is
  2 detected and said further comprising a controller processing core that
  3 relinquishes responsibility for master control operations to an alternate
  4 memory controller when the error detector determines a non-correctable
  5 error exists.
- 1 14. (Original) A memory controller of Claim 13 wherein an overall memory
  2 input/output operation that resulted in said error is treated as not complete and
  3 said processing core relinquishes responsibility for master control operations
  4 to an alternate memory controller that completes said overall memory
  5 input/output operation.
- 1 15. (Presently Amended) A memory controller of Claim 9 13 wherein said

- 2 controller processing core receives responsibility for master control operations
- from another memory controller and processes a memory input/output
- 4 operation request that produced an unrecoverable error.
- 1 16. (Presently Amended) A memory controller of Claim 9 29 further comprising
  2 wherein the soft error corrector comprises and XOR array and an accumulator
  3 for storing information associated with the logic and arithmetic operations of
- said XOR array, said accumulator coupled to said XOR array.
- 1 17. (Presently Amended) The memory controller of Claim 7 13 wherein said
  2 controller processing core directs tracking of error information including counts
  3 of soft correctable errors, hard correctable errors and non-correctable errors.

## 18-19. (Canceled)

- 1 20. (Presently Amended) A memory error resolution process of Claim 19 30
  2 wherein a soft correctable error handling process is engaged if no errors exist
  3 after said re-checking information in said memory controller buffer it is
  4 determined that the correctable error has been corrected.
- 1 21. (Original) A memory error resolution process of Claim 20 wherein a soft correctable error handling process comprises tracking soft correctable error information including incrementing a soft error correctable count.
- 1 22. (Presently Amended) A memory error resolution process of Claim 19 30

  2 wherein a hard correctable error handling process is implemented if an errors

  3 exist after said re-checking information in said memory controller buffer it is

  4 determined that the correctable error has not been corrected, said hard

  5 correctable error handling process includes an error fail-over process that

  6 utilizes resources of a different or alternate memory controller buffer.

1	<del>22</del> 26	(Presently Amended) A memory error resolution process of Claim <del>19</del> <u>30</u>
2		wherein said non correctable error handling process comprises:
3		fencing off of a the memory controller buffer location; and
4		forwarding the information to another location within a memory
5		controller buffer reading the information from another source and writing the
6		information into the memory at another memory location different from the
7		memory location.
1	23.	(Presently Amended) A memory error resolution process of Claim 19 30
2		wherein said non-correctable error handling process comprises an error
3		fail-over process in which an initial memory controller that had control
4		when a memory I/O operation resulted in a memory error relinquishes
5		control to an alternate memory controller and said alternate memory
6		controller attempts to complete said memory I/O operation.
1	24.	(Presently Amended) A memory error resolution process of Claim 18 30
2		further comprising performing a recursive error handling process.
1	25.	(Presently Amended) A memory error resolution process of Claim 48 30 further
2		comprising performing a predictive failure analysis process.
1	27.	(New) A memory error management method comprising:
2		reading information from an error checking and correction memory at a
3		location;
4		if a correctable error exists in the information, correcting the error in the
5		information;
6		rewriting the corrected information back into the memory at the location;
7		and
8		rereading information from the error checking and correction memory at
9		the location to determine whether the correctable error has been corrected.

1	28.	(New) The memory error management method of claim 27 comprising reading
2		the information from another source and writing the information into the memory
3		at another location different from the location if a non-correctable error exists in
4		the information.

- 29. (New) A memory controller comprising:
- 2 a memory controller buffer;

30.

a reader that reads information from the memory controller buffer at a location:

an error detector that responds to the information by determining whether a correctable error exists;

a soft error corrector that cooperates with the error detector by correcting the correctable error in the information;

a memory refresher that writes the corrected information back into the memory at the location; and

a checker that cooperates with the memory refresher to cause the reader to read information from the memory controller buffer at the location to determine whether the correctable error has been corrected.

(New) A memory error resolution process operable in a memory in which an error has been discovered in information stored in a memory location, the process comprising:

if a correctable error exists in the information, correcting the error in the information, rewriting the corrected information back into the memory at the location and rereading information from the error checking and correction memory at the location to determine whether the correctable error has been corrected; and

if a non-correctable error exists in the information, performing a non-correctable error process.